Synthesis and optimization of analog VLSI filters from VHDL-AMS parse trees (summary)

Fazrena Azlee Hamid, Tom J. Kazmierski

Research output: Contribution to journalArticle

Abstract

This contribution presents a new technique for synthesis and optimization of VLSI bandpass filter in Gigahertz frequency range. We present synthesis examples of silicon LC filters and fourth -order RC filters using positive - feedback bootstrapping circuits. The filter characteristics are defined using a high -level behavioral description in VHDL-AMS. The architectural synthesis is done by the identification of synthesizable constructs from a VHDL - AMS parse tree. The netlists produced by the architectural synthesizer is subsequently subjected to parametric optimization, using HSPICE simulations in the optimization loop, for improved performance.

Original languageEnglish
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume1
Publication statusPublished - 2002

Fingerprint

Computer hardware description languages
Silicon
Bandpass filters
Feedback
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

@article{8aada7a1fe724467bb1ed449568a6709,
title = "Synthesis and optimization of analog VLSI filters from VHDL-AMS parse trees (summary)",
abstract = "This contribution presents a new technique for synthesis and optimization of VLSI bandpass filter in Gigahertz frequency range. We present synthesis examples of silicon LC filters and fourth -order RC filters using positive - feedback bootstrapping circuits. The filter characteristics are defined using a high -level behavioral description in VHDL-AMS. The architectural synthesis is done by the identification of synthesizable constructs from a VHDL - AMS parse tree. The netlists produced by the architectural synthesizer is subsequently subjected to parametric optimization, using HSPICE simulations in the optimization loop, for improved performance.",
author = "Hamid, {Fazrena Azlee} and Kazmierski, {Tom J.}",
year = "2002",
language = "English",
volume = "1",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Synthesis and optimization of analog VLSI filters from VHDL-AMS parse trees (summary)

AU - Hamid, Fazrena Azlee

AU - Kazmierski, Tom J.

PY - 2002

Y1 - 2002

N2 - This contribution presents a new technique for synthesis and optimization of VLSI bandpass filter in Gigahertz frequency range. We present synthesis examples of silicon LC filters and fourth -order RC filters using positive - feedback bootstrapping circuits. The filter characteristics are defined using a high -level behavioral description in VHDL-AMS. The architectural synthesis is done by the identification of synthesizable constructs from a VHDL - AMS parse tree. The netlists produced by the architectural synthesizer is subsequently subjected to parametric optimization, using HSPICE simulations in the optimization loop, for improved performance.

AB - This contribution presents a new technique for synthesis and optimization of VLSI bandpass filter in Gigahertz frequency range. We present synthesis examples of silicon LC filters and fourth -order RC filters using positive - feedback bootstrapping circuits. The filter characteristics are defined using a high -level behavioral description in VHDL-AMS. The architectural synthesis is done by the identification of synthesizable constructs from a VHDL - AMS parse tree. The netlists produced by the architectural synthesizer is subsequently subjected to parametric optimization, using HSPICE simulations in the optimization loop, for improved performance.

UR - http://www.scopus.com/inward/record.url?scp=0036286977&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036286977&partnerID=8YFLogxK

M3 - Article

VL - 1

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -