PRINCE IP-core on Field Programmable Gate Arrays (FPGA)

Yasir Amer Abbas, Razali Jidin, Norziana Jamil, Muhammad Reza Z'aba, Mohd Ezanee Rusli

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in "C" to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice.

Original languageEnglish
Pages (from-to)914-922
Number of pages9
JournalResearch Journal of Applied Sciences, Engineering and Technology
Volume10
Issue number8
Publication statusPublished - 01 Jan 2015

Fingerprint

Field programmable gate arrays (FPGA)
Computer hardware description languages
Hardware
Cryptography
Throughput
Intellectual property core
Computer hardware
Integrated circuits
Microprocessor chips
Clocks
Processing

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Engineering(all)

Cite this

@article{d90aeb86383d496297984e20e9972932,
title = "PRINCE IP-core on Field Programmable Gate Arrays (FPGA)",
abstract = "This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in {"}C{"} to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice.",
author = "Abbas, {Yasir Amer} and Razali Jidin and Norziana Jamil and Z'aba, {Muhammad Reza} and Rusli, {Mohd Ezanee}",
year = "2015",
month = "1",
day = "1",
language = "English",
volume = "10",
pages = "914--922",
journal = "Research Journal of Applied Sciences, Engineering and Technology",
issn = "2040-7459",
publisher = "Maxwell Scientific Publications",
number = "8",

}

PRINCE IP-core on Field Programmable Gate Arrays (FPGA). / Abbas, Yasir Amer; Jidin, Razali; Jamil, Norziana; Z'aba, Muhammad Reza; Rusli, Mohd Ezanee.

In: Research Journal of Applied Sciences, Engineering and Technology, Vol. 10, No. 8, 01.01.2015, p. 914-922.

Research output: Contribution to journalArticle

TY - JOUR

T1 - PRINCE IP-core on Field Programmable Gate Arrays (FPGA)

AU - Abbas, Yasir Amer

AU - Jidin, Razali

AU - Jamil, Norziana

AU - Z'aba, Muhammad Reza

AU - Rusli, Mohd Ezanee

PY - 2015/1/1

Y1 - 2015/1/1

N2 - This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in "C" to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice.

AB - This study presents a high execution-speed and low-resource hardware IP-Core of PRINCE light weight block cipher on a Field Programmable Gate Arrays (FPGA). The new FPGA IP-core is to speed-up the performance of PRINCE, superseding software implementation that is typically slow and inefficient. The design of this IP core is based on concurrent concept in encrypting blocks of 64 bits data, in that each block is executed within one clock cycle, resulting in high throughput and low latency. Though this IP core encrypts data at high speed processing, it consumes relatively low power. The hardware design can allow encryption, decryption and key schedule to utilize identical hardware components, in order to reduce further the FPGA resources. This efficient PRINCE hardware architecture has been coded using Very High speed integrated circuit Hardware Description Language (VHDL). Also, a bus interface has been included as part of PRINCE IP core to allow it to communicate with an on-chip microprocessor. The IP core has been successfully synthesized, mapped, simulated and tested on an FPGA evaluation board. The test program that has been written in "C" to evaluate this IP-Core on a Virtex-403 FPGA board yields an encryption throughput of 2.03 Gbps or resource efficiency of 2.126 Mbps/slice.

UR - http://www.scopus.com/inward/record.url?scp=84939240869&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84939240869&partnerID=8YFLogxK

M3 - Article

VL - 10

SP - 914

EP - 922

JO - Research Journal of Applied Sciences, Engineering and Technology

JF - Research Journal of Applied Sciences, Engineering and Technology

SN - 2040-7459

IS - 8

ER -