Optimization of process parameter variations on threshold voltage in Ultrathin Pillar Vertical Double Gate MOSFET Device

Khairil Ezwan Kaharudin, Abdul Hamid Hamidon, Fauziyah Salehuddin, Muhammad Nazirul Ifwat Abd Aziz, Ibrahim Ahmad

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In the fabrication of MOSFET devices, the process parameters play a very important role in deciding the MOSFET device's characteristics. The process parameter variations may contribute a significant impact on the dopant profiles that directly affect the device characteristics. These variations cause significant unpredictability in the power and performance characteristics of the device that may cause the degradation of the device performance. Therefore, a special technique involving design and analytical experiments is required to identify the process parameters that contribute the most of these variations In this current study, the L27 orthogonal array of Taguchi method was utilized to optimize the variability of process parameters on threshold voltage (VTH) in Ultrathin Pillar Vertical Double Gate MOSFET Device. This work was initially performed by using Silvaco technology computer-aided design (TCAD) simulator consisted of a process simulator (ATHENA) and a device simulator (ATLAS). These two simulators were combined with the L27 orthogonal array of Taguchi method in order to obtain the robust design recipe. The results revealed that the halo implant tilt was the most dominant process parameter that had the strongest effect on threshold voltage (VTH). Meanwhile, halo implant dose was selected as an adjustment factor in order to obtain the desired threshold voltage (VTH) value. The most optimum VTH value was observed to be 0.443 V and it is only 0.89% lower than the target or nominal value (0.447 V). This value is still within the predicted range of ITRS 2013 for low power (LP) multi-gate (MG) technology requirement in the year 2020.

Original languageEnglish
Pages (from-to)3838-3848
Number of pages11
JournalARPN Journal of Engineering and Applied Sciences
Volume11
Issue number6
Publication statusPublished - 01 Jan 2016

Fingerprint

Gates (transistor)
MOSFET devices
Threshold voltage
Simulators
Taguchi methods
Computer aided design
Doping (additives)
Fabrication
Degradation
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Kaharudin, Khairil Ezwan ; Hamidon, Abdul Hamid ; Salehuddin, Fauziyah ; Ifwat Abd Aziz, Muhammad Nazirul ; Ahmad, Ibrahim. / Optimization of process parameter variations on threshold voltage in Ultrathin Pillar Vertical Double Gate MOSFET Device. In: ARPN Journal of Engineering and Applied Sciences. 2016 ; Vol. 11, No. 6. pp. 3838-3848.
@article{aec6ebc6e0384eb78163be4db7a803cc,
title = "Optimization of process parameter variations on threshold voltage in Ultrathin Pillar Vertical Double Gate MOSFET Device",
abstract = "In the fabrication of MOSFET devices, the process parameters play a very important role in deciding the MOSFET device's characteristics. The process parameter variations may contribute a significant impact on the dopant profiles that directly affect the device characteristics. These variations cause significant unpredictability in the power and performance characteristics of the device that may cause the degradation of the device performance. Therefore, a special technique involving design and analytical experiments is required to identify the process parameters that contribute the most of these variations In this current study, the L27 orthogonal array of Taguchi method was utilized to optimize the variability of process parameters on threshold voltage (VTH) in Ultrathin Pillar Vertical Double Gate MOSFET Device. This work was initially performed by using Silvaco technology computer-aided design (TCAD) simulator consisted of a process simulator (ATHENA) and a device simulator (ATLAS). These two simulators were combined with the L27 orthogonal array of Taguchi method in order to obtain the robust design recipe. The results revealed that the halo implant tilt was the most dominant process parameter that had the strongest effect on threshold voltage (VTH). Meanwhile, halo implant dose was selected as an adjustment factor in order to obtain the desired threshold voltage (VTH) value. The most optimum VTH value was observed to be 0.443 V and it is only 0.89{\%} lower than the target or nominal value (0.447 V). This value is still within the predicted range of ITRS 2013 for low power (LP) multi-gate (MG) technology requirement in the year 2020.",
author = "Kaharudin, {Khairil Ezwan} and Hamidon, {Abdul Hamid} and Fauziyah Salehuddin and {Ifwat Abd Aziz}, {Muhammad Nazirul} and Ibrahim Ahmad",
year = "2016",
month = "1",
day = "1",
language = "English",
volume = "11",
pages = "3838--3848",
journal = "ARPN Journal of Engineering and Applied Sciences",
issn = "1819-6608",
publisher = "Asian Research Publishing Network (ARPN)",
number = "6",

}

Optimization of process parameter variations on threshold voltage in Ultrathin Pillar Vertical Double Gate MOSFET Device. / Kaharudin, Khairil Ezwan; Hamidon, Abdul Hamid; Salehuddin, Fauziyah; Ifwat Abd Aziz, Muhammad Nazirul; Ahmad, Ibrahim.

In: ARPN Journal of Engineering and Applied Sciences, Vol. 11, No. 6, 01.01.2016, p. 3838-3848.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Optimization of process parameter variations on threshold voltage in Ultrathin Pillar Vertical Double Gate MOSFET Device

AU - Kaharudin, Khairil Ezwan

AU - Hamidon, Abdul Hamid

AU - Salehuddin, Fauziyah

AU - Ifwat Abd Aziz, Muhammad Nazirul

AU - Ahmad, Ibrahim

PY - 2016/1/1

Y1 - 2016/1/1

N2 - In the fabrication of MOSFET devices, the process parameters play a very important role in deciding the MOSFET device's characteristics. The process parameter variations may contribute a significant impact on the dopant profiles that directly affect the device characteristics. These variations cause significant unpredictability in the power and performance characteristics of the device that may cause the degradation of the device performance. Therefore, a special technique involving design and analytical experiments is required to identify the process parameters that contribute the most of these variations In this current study, the L27 orthogonal array of Taguchi method was utilized to optimize the variability of process parameters on threshold voltage (VTH) in Ultrathin Pillar Vertical Double Gate MOSFET Device. This work was initially performed by using Silvaco technology computer-aided design (TCAD) simulator consisted of a process simulator (ATHENA) and a device simulator (ATLAS). These two simulators were combined with the L27 orthogonal array of Taguchi method in order to obtain the robust design recipe. The results revealed that the halo implant tilt was the most dominant process parameter that had the strongest effect on threshold voltage (VTH). Meanwhile, halo implant dose was selected as an adjustment factor in order to obtain the desired threshold voltage (VTH) value. The most optimum VTH value was observed to be 0.443 V and it is only 0.89% lower than the target or nominal value (0.447 V). This value is still within the predicted range of ITRS 2013 for low power (LP) multi-gate (MG) technology requirement in the year 2020.

AB - In the fabrication of MOSFET devices, the process parameters play a very important role in deciding the MOSFET device's characteristics. The process parameter variations may contribute a significant impact on the dopant profiles that directly affect the device characteristics. These variations cause significant unpredictability in the power and performance characteristics of the device that may cause the degradation of the device performance. Therefore, a special technique involving design and analytical experiments is required to identify the process parameters that contribute the most of these variations In this current study, the L27 orthogonal array of Taguchi method was utilized to optimize the variability of process parameters on threshold voltage (VTH) in Ultrathin Pillar Vertical Double Gate MOSFET Device. This work was initially performed by using Silvaco technology computer-aided design (TCAD) simulator consisted of a process simulator (ATHENA) and a device simulator (ATLAS). These two simulators were combined with the L27 orthogonal array of Taguchi method in order to obtain the robust design recipe. The results revealed that the halo implant tilt was the most dominant process parameter that had the strongest effect on threshold voltage (VTH). Meanwhile, halo implant dose was selected as an adjustment factor in order to obtain the desired threshold voltage (VTH) value. The most optimum VTH value was observed to be 0.443 V and it is only 0.89% lower than the target or nominal value (0.447 V). This value is still within the predicted range of ITRS 2013 for low power (LP) multi-gate (MG) technology requirement in the year 2020.

UR - http://www.scopus.com/inward/record.url?scp=84962704142&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962704142&partnerID=8YFLogxK

M3 - Article

VL - 11

SP - 3838

EP - 3848

JO - ARPN Journal of Engineering and Applied Sciences

JF - ARPN Journal of Engineering and Applied Sciences

SN - 1819-6608

IS - 6

ER -