Modelling of process parameters for 32nm PMOS transistor using Taguchi method

H. A. Elgomati, B. Y. Majlis, A. M.Abdul Hamid, P. M. Susthitha, Ibrahim Ahmad

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

As CMOS technology scales down to the nanometer level process variation can produce deviation in device parameters which affect circuit performance. In this paper, we investigate the effect of seven process parameters and two process noise parameters on threshold voltage (Vth) in a 32nm PMOS transistor. Using Taguchi's experimental robust design strategy seven process parameters were assigned to 7 columns of the L18 orthogonal array to conduct 18 simulation runs. Fabrication of the 32nm PMOS transistor was simulated by using the fabrication tool ATHENA and electrical characterization was simulated using ATLAS. These simulators were used for computing Vth simulations for each row of the L18 array with 4 combinations of the 2 noise factors. Taguchi's nominal-the-best S/N ratio was used as the objective functions for the minimization of variance in Vth. The best settings of process parameters were determined using Analysis of Mean (ANOM) and Analysis of Variance (ANOVA) for reducing the variability of Vth. The best settings were used for verification simulations and the results showed that the Vth values had the least variance and the mean value could be adjusted to-0.103V +-0.003 for PMOS, which is well within ITRS specifications.

Original languageEnglish
Title of host publicationProceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012
Pages40-45
Number of pages6
DOIs
Publication statusPublished - 27 Sep 2012
Event6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012 - Bali, Indonesia
Duration: 29 May 201231 May 2012

Other

Other6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012
CountryIndonesia
CityBali
Period29/05/1231/05/12

Fingerprint

Taguchi Method
Taguchi methods
Process Parameters
Transistors
Fabrication
Analysis of variance (ANOVA)
Threshold voltage
Modeling
Noise Factor
Process Variation
Simulation
Orthogonal Array
Robust Design
Simulators
Analysis of variance
Specifications
Mean Value
Categorical or nominal
Networks (circuits)
Simulator

All Science Journal Classification (ASJC) codes

  • Modelling and Simulation

Cite this

Elgomati, H. A., Majlis, B. Y., Hamid, A. M. A., Susthitha, P. M., & Ahmad, I. (2012). Modelling of process parameters for 32nm PMOS transistor using Taguchi method. In Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012 (pp. 40-45). [6243918] https://doi.org/10.1109/AMS.2012.22
Elgomati, H. A. ; Majlis, B. Y. ; Hamid, A. M.Abdul ; Susthitha, P. M. ; Ahmad, Ibrahim. / Modelling of process parameters for 32nm PMOS transistor using Taguchi method. Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012. 2012. pp. 40-45
@inproceedings{21f0ce02258a46df91d3516f900e8d9b,
title = "Modelling of process parameters for 32nm PMOS transistor using Taguchi method",
abstract = "As CMOS technology scales down to the nanometer level process variation can produce deviation in device parameters which affect circuit performance. In this paper, we investigate the effect of seven process parameters and two process noise parameters on threshold voltage (Vth) in a 32nm PMOS transistor. Using Taguchi's experimental robust design strategy seven process parameters were assigned to 7 columns of the L18 orthogonal array to conduct 18 simulation runs. Fabrication of the 32nm PMOS transistor was simulated by using the fabrication tool ATHENA and electrical characterization was simulated using ATLAS. These simulators were used for computing Vth simulations for each row of the L18 array with 4 combinations of the 2 noise factors. Taguchi's nominal-the-best S/N ratio was used as the objective functions for the minimization of variance in Vth. The best settings of process parameters were determined using Analysis of Mean (ANOM) and Analysis of Variance (ANOVA) for reducing the variability of Vth. The best settings were used for verification simulations and the results showed that the Vth values had the least variance and the mean value could be adjusted to-0.103V +-0.003 for PMOS, which is well within ITRS specifications.",
author = "Elgomati, {H. A.} and Majlis, {B. Y.} and Hamid, {A. M.Abdul} and Susthitha, {P. M.} and Ibrahim Ahmad",
year = "2012",
month = "9",
day = "27",
doi = "10.1109/AMS.2012.22",
language = "English",
isbn = "9780769547305",
pages = "40--45",
booktitle = "Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012",

}

Elgomati, HA, Majlis, BY, Hamid, AMA, Susthitha, PM & Ahmad, I 2012, Modelling of process parameters for 32nm PMOS transistor using Taguchi method. in Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012., 6243918, pp. 40-45, 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012, Bali, Indonesia, 29/05/12. https://doi.org/10.1109/AMS.2012.22

Modelling of process parameters for 32nm PMOS transistor using Taguchi method. / Elgomati, H. A.; Majlis, B. Y.; Hamid, A. M.Abdul; Susthitha, P. M.; Ahmad, Ibrahim.

Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012. 2012. p. 40-45 6243918.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Modelling of process parameters for 32nm PMOS transistor using Taguchi method

AU - Elgomati, H. A.

AU - Majlis, B. Y.

AU - Hamid, A. M.Abdul

AU - Susthitha, P. M.

AU - Ahmad, Ibrahim

PY - 2012/9/27

Y1 - 2012/9/27

N2 - As CMOS technology scales down to the nanometer level process variation can produce deviation in device parameters which affect circuit performance. In this paper, we investigate the effect of seven process parameters and two process noise parameters on threshold voltage (Vth) in a 32nm PMOS transistor. Using Taguchi's experimental robust design strategy seven process parameters were assigned to 7 columns of the L18 orthogonal array to conduct 18 simulation runs. Fabrication of the 32nm PMOS transistor was simulated by using the fabrication tool ATHENA and electrical characterization was simulated using ATLAS. These simulators were used for computing Vth simulations for each row of the L18 array with 4 combinations of the 2 noise factors. Taguchi's nominal-the-best S/N ratio was used as the objective functions for the minimization of variance in Vth. The best settings of process parameters were determined using Analysis of Mean (ANOM) and Analysis of Variance (ANOVA) for reducing the variability of Vth. The best settings were used for verification simulations and the results showed that the Vth values had the least variance and the mean value could be adjusted to-0.103V +-0.003 for PMOS, which is well within ITRS specifications.

AB - As CMOS technology scales down to the nanometer level process variation can produce deviation in device parameters which affect circuit performance. In this paper, we investigate the effect of seven process parameters and two process noise parameters on threshold voltage (Vth) in a 32nm PMOS transistor. Using Taguchi's experimental robust design strategy seven process parameters were assigned to 7 columns of the L18 orthogonal array to conduct 18 simulation runs. Fabrication of the 32nm PMOS transistor was simulated by using the fabrication tool ATHENA and electrical characterization was simulated using ATLAS. These simulators were used for computing Vth simulations for each row of the L18 array with 4 combinations of the 2 noise factors. Taguchi's nominal-the-best S/N ratio was used as the objective functions for the minimization of variance in Vth. The best settings of process parameters were determined using Analysis of Mean (ANOM) and Analysis of Variance (ANOVA) for reducing the variability of Vth. The best settings were used for verification simulations and the results showed that the Vth values had the least variance and the mean value could be adjusted to-0.103V +-0.003 for PMOS, which is well within ITRS specifications.

UR - http://www.scopus.com/inward/record.url?scp=84866527184&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84866527184&partnerID=8YFLogxK

U2 - 10.1109/AMS.2012.22

DO - 10.1109/AMS.2012.22

M3 - Conference contribution

SN - 9780769547305

SP - 40

EP - 45

BT - Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012

ER -

Elgomati HA, Majlis BY, Hamid AMA, Susthitha PM, Ahmad I. Modelling of process parameters for 32nm PMOS transistor using Taguchi method. In Proceedings - 6th Asia International Conference on Mathematical Modelling and Computer Simulation, AMS 2012. 2012. p. 40-45. 6243918 https://doi.org/10.1109/AMS.2012.22