Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA

Yasir Amer Abbas, Razali Jidin, Norziana Jamil, Muhammad Reza Z'aba

Research output: Contribution to journalArticle

Abstract

Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice.

Original languageEnglish
Pages (from-to)17-28
Number of pages12
JournalResearch Journal of Information Technology
Volume8
Issue number1-2
DOIs
Publication statusPublished - 01 Jan 2016

Fingerprint

Global system for mobile communications
Field programmable gate arrays (FPGA)
Microprocessor chips
Electric power utilization
Mobile telecommunication systems
Communication
Modems
Security systems
Cryptography
Costs
Systems analysis
Throughput
Data storage equipment
Defects
Intellectual property core
Monitoring

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

@article{185c7f29b88e470baf0f2deba4b10ceb,
title = "Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA",
abstract = "Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice.",
author = "Abbas, {Yasir Amer} and Razali Jidin and Norziana Jamil and Z'aba, {Muhammad Reza}",
year = "2016",
month = "1",
day = "1",
doi = "10.3923/rjit.2016.17.28",
language = "English",
volume = "8",
pages = "17--28",
journal = "Research Journal of Information Technology",
issn = "1815-7432",
publisher = "Academic Journals Inc.",
number = "1-2",

}

Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA. / Abbas, Yasir Amer; Jidin, Razali; Jamil, Norziana; Z'aba, Muhammad Reza.

In: Research Journal of Information Technology, Vol. 8, No. 1-2, 01.01.2016, p. 17-28.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Lightweight PRINCE algorithm IP core for securing GSM messaging using FPGA

AU - Abbas, Yasir Amer

AU - Jidin, Razali

AU - Jamil, Norziana

AU - Z'aba, Muhammad Reza

PY - 2016/1/1

Y1 - 2016/1/1

N2 - Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice.

AB - Monitoring and managing data from a remote asset to optimize maintenance and operation schedules using wireless communication have received more attention recently than before. Meanwhile, the rapid development of global system for mobile communication (GSM) systems makes communicating parties more vulnerable than ever to security attacks. The weaknesses in GSM security, such as flaws in implementation and cryptography algorithms, still need additional improvements and investigation to enhance the system performance in terms of security, cost and power consumption. In this study, a new security system design for securing GSM messaging with a lightweight PRINCE algorithm Intellectual Property (IP) Core using Field Programmable Gate Arrays (FPGA) is proposed. An energy and cost-efficient implementation of PRINCE algorithm implemented in an environment of a microprocessor system using XILINX FPGA board is developed. A complete microprocessor system is designed consisting of MicroBlaze processor, memory, serial communication and a PRINCE IP Core that can be contained in a single XILINX VIRTEX chip. The system can cipher the data using PRINCE algorithm on a VIRTEX-403 FPGA evaluation board and using GSM modems to communicate over a cellular network. Results show that the proposed design achieves a high speed of 31.765 MHz with a throughput of 2.032 Gbps at a low power consumption of 0.165 W and an efficiency of 2.126 Mbps per slice.

UR - http://www.scopus.com/inward/record.url?scp=84962159402&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962159402&partnerID=8YFLogxK

U2 - 10.3923/rjit.2016.17.28

DO - 10.3923/rjit.2016.17.28

M3 - Article

VL - 8

SP - 17

EP - 28

JO - Research Journal of Information Technology

JF - Research Journal of Information Technology

SN - 1815-7432

IS - 1-2

ER -