Implementation of PRINCE algorithm in FPGA

Yasir Amer Abbas, Razali Jidin, Norziana Jamil, Muhammad Reza Z'aba, Mohd Ezanee Rusli, Baraa Tariq

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

This paper presents a hardware implementation of the PRINCE block cipher in Field Programmable Gate Array (FPGA). In many security applications, the software implementations of cryptographic algorithms are slow and inefficient. In order to solve the problems, a new FPGA architecture was proposed to speed up the performance and flexibility of PRINCE algorithm. The concurrent computing design allows an encryption block data of 64 bits within one clock cycle, reducing the hardware area and producing a high throughput and low latency. It also showed high speed processing and consumed low power. To do this, firstly, the encryption, decryption and key schedule are all implemented with small hardware resources, Next, an efficient hardware architectural model for PRINCE algorithms was developed using very high speed integrated circuit hardware description language (VHDL). Finally, the VHDL design for PRINCE algorithm was synthesized in FPGA boards. Two FPGA boards were used in this study, which are Virtex-4 and Virtex-6. The results show a throughput of 2.03 Gbps and efficiency of 2.126 Mbps/slice for Virtex-4, whereas a throughput of 4.18 Gbps and efficiency of 8.681 Mbps/slice for Virtex-6.

Original languageEnglish
Title of host publicationConference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN
Subtitle of host publicationCultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages1-4
Number of pages4
ISBN (Electronic)9781479954230
DOIs
Publication statusPublished - 23 Mar 2015
Event6th International Conference on Information Technology and Multimedia, ICIMU 2014 - Putrajaya, Malaysia
Duration: 18 Nov 201420 Nov 2014

Publication series

NameConference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014

Other

Other6th International Conference on Information Technology and Multimedia, ICIMU 2014
CountryMalaysia
CityPutrajaya
Period18/11/1420/11/14

Fingerprint

Computer hardware description languages
Field programmable gate arrays (FPGA)
Hardware
Throughput
Cryptography
Integrated circuits
Clocks
Processing

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Science Applications
  • Information Systems
  • Software

Cite this

Abbas, Y. A., Jidin, R., Jamil, N., Z'aba, M. R., Rusli, M. E., & Tariq, B. (2015). Implementation of PRINCE algorithm in FPGA. In Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014 (pp. 1-4). [7066593] (Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICIMU.2014.7066593
Abbas, Yasir Amer ; Jidin, Razali ; Jamil, Norziana ; Z'aba, Muhammad Reza ; Rusli, Mohd Ezanee ; Tariq, Baraa. / Implementation of PRINCE algorithm in FPGA. Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 1-4 (Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014).
@inproceedings{f4df4dabb58b45ee883de31406b29310,
title = "Implementation of PRINCE algorithm in FPGA",
abstract = "This paper presents a hardware implementation of the PRINCE block cipher in Field Programmable Gate Array (FPGA). In many security applications, the software implementations of cryptographic algorithms are slow and inefficient. In order to solve the problems, a new FPGA architecture was proposed to speed up the performance and flexibility of PRINCE algorithm. The concurrent computing design allows an encryption block data of 64 bits within one clock cycle, reducing the hardware area and producing a high throughput and low latency. It also showed high speed processing and consumed low power. To do this, firstly, the encryption, decryption and key schedule are all implemented with small hardware resources, Next, an efficient hardware architectural model for PRINCE algorithms was developed using very high speed integrated circuit hardware description language (VHDL). Finally, the VHDL design for PRINCE algorithm was synthesized in FPGA boards. Two FPGA boards were used in this study, which are Virtex-4 and Virtex-6. The results show a throughput of 2.03 Gbps and efficiency of 2.126 Mbps/slice for Virtex-4, whereas a throughput of 4.18 Gbps and efficiency of 8.681 Mbps/slice for Virtex-6.",
author = "Abbas, {Yasir Amer} and Razali Jidin and Norziana Jamil and Z'aba, {Muhammad Reza} and Rusli, {Mohd Ezanee} and Baraa Tariq",
year = "2015",
month = "3",
day = "23",
doi = "10.1109/ICIMU.2014.7066593",
language = "English",
series = "Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "1--4",
booktitle = "Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN",
address = "United States",

}

Abbas, YA, Jidin, R, Jamil, N, Z'aba, MR, Rusli, ME & Tariq, B 2015, Implementation of PRINCE algorithm in FPGA. in Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014., 7066593, Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014, Institute of Electrical and Electronics Engineers Inc., pp. 1-4, 6th International Conference on Information Technology and Multimedia, ICIMU 2014, Putrajaya, Malaysia, 18/11/14. https://doi.org/10.1109/ICIMU.2014.7066593

Implementation of PRINCE algorithm in FPGA. / Abbas, Yasir Amer; Jidin, Razali; Jamil, Norziana; Z'aba, Muhammad Reza; Rusli, Mohd Ezanee; Tariq, Baraa.

Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014. Institute of Electrical and Electronics Engineers Inc., 2015. p. 1-4 7066593 (Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Implementation of PRINCE algorithm in FPGA

AU - Abbas, Yasir Amer

AU - Jidin, Razali

AU - Jamil, Norziana

AU - Z'aba, Muhammad Reza

AU - Rusli, Mohd Ezanee

AU - Tariq, Baraa

PY - 2015/3/23

Y1 - 2015/3/23

N2 - This paper presents a hardware implementation of the PRINCE block cipher in Field Programmable Gate Array (FPGA). In many security applications, the software implementations of cryptographic algorithms are slow and inefficient. In order to solve the problems, a new FPGA architecture was proposed to speed up the performance and flexibility of PRINCE algorithm. The concurrent computing design allows an encryption block data of 64 bits within one clock cycle, reducing the hardware area and producing a high throughput and low latency. It also showed high speed processing and consumed low power. To do this, firstly, the encryption, decryption and key schedule are all implemented with small hardware resources, Next, an efficient hardware architectural model for PRINCE algorithms was developed using very high speed integrated circuit hardware description language (VHDL). Finally, the VHDL design for PRINCE algorithm was synthesized in FPGA boards. Two FPGA boards were used in this study, which are Virtex-4 and Virtex-6. The results show a throughput of 2.03 Gbps and efficiency of 2.126 Mbps/slice for Virtex-4, whereas a throughput of 4.18 Gbps and efficiency of 8.681 Mbps/slice for Virtex-6.

AB - This paper presents a hardware implementation of the PRINCE block cipher in Field Programmable Gate Array (FPGA). In many security applications, the software implementations of cryptographic algorithms are slow and inefficient. In order to solve the problems, a new FPGA architecture was proposed to speed up the performance and flexibility of PRINCE algorithm. The concurrent computing design allows an encryption block data of 64 bits within one clock cycle, reducing the hardware area and producing a high throughput and low latency. It also showed high speed processing and consumed low power. To do this, firstly, the encryption, decryption and key schedule are all implemented with small hardware resources, Next, an efficient hardware architectural model for PRINCE algorithms was developed using very high speed integrated circuit hardware description language (VHDL). Finally, the VHDL design for PRINCE algorithm was synthesized in FPGA boards. Two FPGA boards were used in this study, which are Virtex-4 and Virtex-6. The results show a throughput of 2.03 Gbps and efficiency of 2.126 Mbps/slice for Virtex-4, whereas a throughput of 4.18 Gbps and efficiency of 8.681 Mbps/slice for Virtex-6.

UR - http://www.scopus.com/inward/record.url?scp=84937405931&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84937405931&partnerID=8YFLogxK

U2 - 10.1109/ICIMU.2014.7066593

DO - 10.1109/ICIMU.2014.7066593

M3 - Conference contribution

T3 - Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014

SP - 1

EP - 4

BT - Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Abbas YA, Jidin R, Jamil N, Z'aba MR, Rusli ME, Tariq B. Implementation of PRINCE algorithm in FPGA. In Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014. Institute of Electrical and Electronics Engineers Inc. 2015. p. 1-4. 7066593. (Conference Proceedings - 6th International Conference on Information Technology and Multimedia at UNITEN: Cultivating Creativity and Enabling Technology Through the Internet of Things, ICIMU 2014). https://doi.org/10.1109/ICIMU.2014.7066593