High performance FPGA architecture for dual mode processor of Integer Haar Lifting-based Wavelet Transform

Haider Ismael Shahadi, Razali Jidin, Hung Way Wong

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

Discrete Wavelet Transform (DWT) becomes a major part for many applications. Fast, low area, and low power consumption hardware for DWT is necessary for some new technologies such as OFDM transceiver and wireless multimedia sensor networks. This paper presents efficient dual mode (decomposition and reconstruction) Integer Haar Lifting Wavelet Transform (IHLWT) architecture. The proposed architecture reduces the hardware requirements by exploiting the arithmetic operations redundancy which is involved in IHLWT computations. It is multiplier-free and it performs IHLWT with only a single adder and subtractor which have reconfigurable input buses to perform decomposition and reconstruction transformations. IEEE standard VHDL has been used to develop the proposed processor. This makes the design vendor independent and therefore easily portable across FPGA devices from multiple vendors. The generic design is flexible and can perform any arbitrary signal length. The synthesis of the processor showed that it requires low number of CLB-slices and low power consumption with high operating-frequency for various Xilinx FPGA devices. The processor has been successfully implemented and tested on Xilinx Spartan6-SP601 Evaluation Board. The implemented hardware has been tested in real time by using many recording audio signals. All the implemented hardware results were identical 100% with IHLWT software results.

Original languageEnglish
Pages (from-to)2058-2067
Number of pages10
JournalInternational Review on Computers and Software
Volume8
Issue number9
Publication statusPublished - Sep 2013

Fingerprint

Wavelet transforms
Field programmable gate arrays (FPGA)
Hardware
Discrete wavelet transforms
Electric power utilization
Audio recordings
Decomposition
Computer hardware description languages
Adders
Transceivers
Orthogonal frequency division multiplexing
Sensor networks
Redundancy

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

@article{c6ad60bbfee743fbaa089c61272a6898,
title = "High performance FPGA architecture for dual mode processor of Integer Haar Lifting-based Wavelet Transform",
abstract = "Discrete Wavelet Transform (DWT) becomes a major part for many applications. Fast, low area, and low power consumption hardware for DWT is necessary for some new technologies such as OFDM transceiver and wireless multimedia sensor networks. This paper presents efficient dual mode (decomposition and reconstruction) Integer Haar Lifting Wavelet Transform (IHLWT) architecture. The proposed architecture reduces the hardware requirements by exploiting the arithmetic operations redundancy which is involved in IHLWT computations. It is multiplier-free and it performs IHLWT with only a single adder and subtractor which have reconfigurable input buses to perform decomposition and reconstruction transformations. IEEE standard VHDL has been used to develop the proposed processor. This makes the design vendor independent and therefore easily portable across FPGA devices from multiple vendors. The generic design is flexible and can perform any arbitrary signal length. The synthesis of the processor showed that it requires low number of CLB-slices and low power consumption with high operating-frequency for various Xilinx FPGA devices. The processor has been successfully implemented and tested on Xilinx Spartan6-SP601 Evaluation Board. The implemented hardware has been tested in real time by using many recording audio signals. All the implemented hardware results were identical 100{\%} with IHLWT software results.",
author = "Shahadi, {Haider Ismael} and Razali Jidin and Wong, {Hung Way}",
year = "2013",
month = "9",
language = "English",
volume = "8",
pages = "2058--2067",
journal = "International Review on Computers and Software",
issn = "1828-6003",
publisher = "Praise Worthy Prize",
number = "9",

}

TY - JOUR

T1 - High performance FPGA architecture for dual mode processor of Integer Haar Lifting-based Wavelet Transform

AU - Shahadi, Haider Ismael

AU - Jidin, Razali

AU - Wong, Hung Way

PY - 2013/9

Y1 - 2013/9

N2 - Discrete Wavelet Transform (DWT) becomes a major part for many applications. Fast, low area, and low power consumption hardware for DWT is necessary for some new technologies such as OFDM transceiver and wireless multimedia sensor networks. This paper presents efficient dual mode (decomposition and reconstruction) Integer Haar Lifting Wavelet Transform (IHLWT) architecture. The proposed architecture reduces the hardware requirements by exploiting the arithmetic operations redundancy which is involved in IHLWT computations. It is multiplier-free and it performs IHLWT with only a single adder and subtractor which have reconfigurable input buses to perform decomposition and reconstruction transformations. IEEE standard VHDL has been used to develop the proposed processor. This makes the design vendor independent and therefore easily portable across FPGA devices from multiple vendors. The generic design is flexible and can perform any arbitrary signal length. The synthesis of the processor showed that it requires low number of CLB-slices and low power consumption with high operating-frequency for various Xilinx FPGA devices. The processor has been successfully implemented and tested on Xilinx Spartan6-SP601 Evaluation Board. The implemented hardware has been tested in real time by using many recording audio signals. All the implemented hardware results were identical 100% with IHLWT software results.

AB - Discrete Wavelet Transform (DWT) becomes a major part for many applications. Fast, low area, and low power consumption hardware for DWT is necessary for some new technologies such as OFDM transceiver and wireless multimedia sensor networks. This paper presents efficient dual mode (decomposition and reconstruction) Integer Haar Lifting Wavelet Transform (IHLWT) architecture. The proposed architecture reduces the hardware requirements by exploiting the arithmetic operations redundancy which is involved in IHLWT computations. It is multiplier-free and it performs IHLWT with only a single adder and subtractor which have reconfigurable input buses to perform decomposition and reconstruction transformations. IEEE standard VHDL has been used to develop the proposed processor. This makes the design vendor independent and therefore easily portable across FPGA devices from multiple vendors. The generic design is flexible and can perform any arbitrary signal length. The synthesis of the processor showed that it requires low number of CLB-slices and low power consumption with high operating-frequency for various Xilinx FPGA devices. The processor has been successfully implemented and tested on Xilinx Spartan6-SP601 Evaluation Board. The implemented hardware has been tested in real time by using many recording audio signals. All the implemented hardware results were identical 100% with IHLWT software results.

UR - http://www.scopus.com/inward/record.url?scp=84888095195&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84888095195&partnerID=8YFLogxK

M3 - Article

VL - 8

SP - 2058

EP - 2067

JO - International Review on Computers and Software

JF - International Review on Computers and Software

SN - 1828-6003

IS - 9

ER -