Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA)

Darushini Kunalan, Chee Lee Cheong, Chien Fat Chau, Azrul Ghazali

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

Both quantum-dot cellular automata (QCA) and reversible logic are emerging technologies that are promising alternatives to overcoming the scaling and heat dissipation issues, respectively, in the current CMOS designs. Here, the fundamentals of QCA and reversible logic are studied; the feasibility of incorporating reversible logic in QCA designs is also demonstrated. Based on two existing designs, an improved version of the reversible gates, namely the Feynman Gate and the Toffoli Gate, were implemented in QCA technology using QCADesigner. The proposed design of the QCA-based Feynman Gate is faster by 1/2 cycle as compared to the existing design; while the proposed Toffoli Gate has the same latency as the existing design but it is readily to be cascaded into a more complex design. A 4-bit ripple carry adder in QCA is then designed using the proposed Feynman and Toffoli gates to realize a reversible QCA full adder. This 4-bit QCA adder with reversible logic consists of 2030 QCA cells, has a latency of 7 clock cycles and 8 garbage outputs.

Original languageEnglish
Title of host publicationIEEE International Conference on Semiconductor Electronics, Proceedings, ICSE
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages60-63
Number of pages4
ISBN (Electronic)9781479957606
DOIs
Publication statusPublished - 10 Oct 2014
Event11th IEEE International Conference on Semiconductor Electronics, ICSE 2014 - Kuala Lumpur, Malaysia
Duration: 27 Aug 201429 Aug 2014

Other

Other11th IEEE International Conference on Semiconductor Electronics, ICSE 2014
CountryMalaysia
CityKuala Lumpur
Period27/08/1429/08/14

Fingerprint

Adders
Cellular automata
Semiconductor quantum dots
Heat losses
Clocks

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kunalan, D., Cheong, C. L., Chau, C. F., & Ghazali, A. (2014). Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE (pp. 60-63). [6920795] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SMELEC.2014.6920795
Kunalan, Darushini ; Cheong, Chee Lee ; Chau, Chien Fat ; Ghazali, Azrul. / Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Institute of Electrical and Electronics Engineers Inc., 2014. pp. 60-63
@inproceedings{150c08153f45454f95615f4686634ba7,
title = "Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA)",
abstract = "Both quantum-dot cellular automata (QCA) and reversible logic are emerging technologies that are promising alternatives to overcoming the scaling and heat dissipation issues, respectively, in the current CMOS designs. Here, the fundamentals of QCA and reversible logic are studied; the feasibility of incorporating reversible logic in QCA designs is also demonstrated. Based on two existing designs, an improved version of the reversible gates, namely the Feynman Gate and the Toffoli Gate, were implemented in QCA technology using QCADesigner. The proposed design of the QCA-based Feynman Gate is faster by 1/2 cycle as compared to the existing design; while the proposed Toffoli Gate has the same latency as the existing design but it is readily to be cascaded into a more complex design. A 4-bit ripple carry adder in QCA is then designed using the proposed Feynman and Toffoli gates to realize a reversible QCA full adder. This 4-bit QCA adder with reversible logic consists of 2030 QCA cells, has a latency of 7 clock cycles and 8 garbage outputs.",
author = "Darushini Kunalan and Cheong, {Chee Lee} and Chau, {Chien Fat} and Azrul Ghazali",
year = "2014",
month = "10",
day = "10",
doi = "10.1109/SMELEC.2014.6920795",
language = "English",
pages = "60--63",
booktitle = "IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Kunalan, D, Cheong, CL, Chau, CF & Ghazali, A 2014, Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). in IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE., 6920795, Institute of Electrical and Electronics Engineers Inc., pp. 60-63, 11th IEEE International Conference on Semiconductor Electronics, ICSE 2014, Kuala Lumpur, Malaysia, 27/08/14. https://doi.org/10.1109/SMELEC.2014.6920795

Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). / Kunalan, Darushini; Cheong, Chee Lee; Chau, Chien Fat; Ghazali, Azrul.

IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Institute of Electrical and Electronics Engineers Inc., 2014. p. 60-63 6920795.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA)

AU - Kunalan, Darushini

AU - Cheong, Chee Lee

AU - Chau, Chien Fat

AU - Ghazali, Azrul

PY - 2014/10/10

Y1 - 2014/10/10

N2 - Both quantum-dot cellular automata (QCA) and reversible logic are emerging technologies that are promising alternatives to overcoming the scaling and heat dissipation issues, respectively, in the current CMOS designs. Here, the fundamentals of QCA and reversible logic are studied; the feasibility of incorporating reversible logic in QCA designs is also demonstrated. Based on two existing designs, an improved version of the reversible gates, namely the Feynman Gate and the Toffoli Gate, were implemented in QCA technology using QCADesigner. The proposed design of the QCA-based Feynman Gate is faster by 1/2 cycle as compared to the existing design; while the proposed Toffoli Gate has the same latency as the existing design but it is readily to be cascaded into a more complex design. A 4-bit ripple carry adder in QCA is then designed using the proposed Feynman and Toffoli gates to realize a reversible QCA full adder. This 4-bit QCA adder with reversible logic consists of 2030 QCA cells, has a latency of 7 clock cycles and 8 garbage outputs.

AB - Both quantum-dot cellular automata (QCA) and reversible logic are emerging technologies that are promising alternatives to overcoming the scaling and heat dissipation issues, respectively, in the current CMOS designs. Here, the fundamentals of QCA and reversible logic are studied; the feasibility of incorporating reversible logic in QCA designs is also demonstrated. Based on two existing designs, an improved version of the reversible gates, namely the Feynman Gate and the Toffoli Gate, were implemented in QCA technology using QCADesigner. The proposed design of the QCA-based Feynman Gate is faster by 1/2 cycle as compared to the existing design; while the proposed Toffoli Gate has the same latency as the existing design but it is readily to be cascaded into a more complex design. A 4-bit ripple carry adder in QCA is then designed using the proposed Feynman and Toffoli gates to realize a reversible QCA full adder. This 4-bit QCA adder with reversible logic consists of 2030 QCA cells, has a latency of 7 clock cycles and 8 garbage outputs.

UR - http://www.scopus.com/inward/record.url?scp=84908253661&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84908253661&partnerID=8YFLogxK

U2 - 10.1109/SMELEC.2014.6920795

DO - 10.1109/SMELEC.2014.6920795

M3 - Conference contribution

SP - 60

EP - 63

BT - IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kunalan D, Cheong CL, Chau CF, Ghazali A. Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA). In IEEE International Conference on Semiconductor Electronics, Proceedings, ICSE. Institute of Electrical and Electronics Engineers Inc. 2014. p. 60-63. 6920795 https://doi.org/10.1109/SMELEC.2014.6920795