Design and analysis of high gain low power CMOS comparator

Labonnah Farzana Rahman, Mamun Bin Ibne Reaz, Wan Irma Idayu Restu, Mohammad Marufuzzaman, Lariyah Mohd Sidek

Research output: Contribution to journalArticle

Abstract

The comparator is the most significant component of the analog-to-digital converter, voltage regulator, switching circuits, communication blocks etc. Depending on the various design schemes, comparator performance varied upon target applications. At present, low power, high gain, area efficient and high-speed comparator designed methods are necessary for complementary metal oxide semiconductor (CMOS) industry. In this research, a low power and high gain CMOS comparator are presented which utilized two-stage differential input stages with replication of DC current source to achieve higher gain, higher phase margin, higher bandwidth, and lower power consumption. The simulated results showed that, by using a minimum power supply of 1.2 V, the comparator could generate higher gain 77.45 dB with a phase margin of 60.08°. Moreover, the modified design consumed only 2.84 µW of power with a gain bandwidth of 30.975 MHz. In addition, the chip layout area of the modified comparator is found only 0.0033 mm2.

Original languageEnglish
Pages (from-to)471-476
Number of pages6
JournalIndonesian Journal of Electrical Engineering and Informatics
Volume6
Issue number4
DOIs
Publication statusPublished - 01 Dec 2018

Fingerprint

Oxides
Semiconductors
Metals
Margin
Bandwidth
Circuit Switching
Analog-to-digital Converter
Switching circuits
Voltage regulators
Regulator
Replication
Power Consumption
Digital to analog conversion
Layout
High Speed
Chip
Voltage
Design
Oxide semiconductors
Industry

All Science Journal Classification (ASJC) codes

  • Computer Science (miscellaneous)
  • Control and Systems Engineering
  • Information Systems
  • Hardware and Architecture
  • Computer Networks and Communications
  • Control and Optimization
  • Artificial Intelligence
  • Electrical and Electronic Engineering

Cite this

Rahman, Labonnah Farzana ; Reaz, Mamun Bin Ibne ; Restu, Wan Irma Idayu ; Marufuzzaman, Mohammad ; Mohd Sidek, Lariyah. / Design and analysis of high gain low power CMOS comparator. In: Indonesian Journal of Electrical Engineering and Informatics. 2018 ; Vol. 6, No. 4. pp. 471-476.
@article{3b20422b583642bb97da73c78312f3a4,
title = "Design and analysis of high gain low power CMOS comparator",
abstract = "The comparator is the most significant component of the analog-to-digital converter, voltage regulator, switching circuits, communication blocks etc. Depending on the various design schemes, comparator performance varied upon target applications. At present, low power, high gain, area efficient and high-speed comparator designed methods are necessary for complementary metal oxide semiconductor (CMOS) industry. In this research, a low power and high gain CMOS comparator are presented which utilized two-stage differential input stages with replication of DC current source to achieve higher gain, higher phase margin, higher bandwidth, and lower power consumption. The simulated results showed that, by using a minimum power supply of 1.2 V, the comparator could generate higher gain 77.45 dB with a phase margin of 60.08°. Moreover, the modified design consumed only 2.84 µW of power with a gain bandwidth of 30.975 MHz. In addition, the chip layout area of the modified comparator is found only 0.0033 mm2.",
author = "Rahman, {Labonnah Farzana} and Reaz, {Mamun Bin Ibne} and Restu, {Wan Irma Idayu} and Mohammad Marufuzzaman and {Mohd Sidek}, Lariyah",
year = "2018",
month = "12",
day = "1",
doi = "10.11591/ijeei.v6i4.816",
language = "English",
volume = "6",
pages = "471--476",
journal = "Indonesian Journal of Electrical Engineering and Informatics",
issn = "2089-3272",
publisher = "Institute of Advanced Engineering and Science (IAES)",
number = "4",

}

Design and analysis of high gain low power CMOS comparator. / Rahman, Labonnah Farzana; Reaz, Mamun Bin Ibne; Restu, Wan Irma Idayu; Marufuzzaman, Mohammad; Mohd Sidek, Lariyah.

In: Indonesian Journal of Electrical Engineering and Informatics, Vol. 6, No. 4, 01.12.2018, p. 471-476.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design and analysis of high gain low power CMOS comparator

AU - Rahman, Labonnah Farzana

AU - Reaz, Mamun Bin Ibne

AU - Restu, Wan Irma Idayu

AU - Marufuzzaman, Mohammad

AU - Mohd Sidek, Lariyah

PY - 2018/12/1

Y1 - 2018/12/1

N2 - The comparator is the most significant component of the analog-to-digital converter, voltage regulator, switching circuits, communication blocks etc. Depending on the various design schemes, comparator performance varied upon target applications. At present, low power, high gain, area efficient and high-speed comparator designed methods are necessary for complementary metal oxide semiconductor (CMOS) industry. In this research, a low power and high gain CMOS comparator are presented which utilized two-stage differential input stages with replication of DC current source to achieve higher gain, higher phase margin, higher bandwidth, and lower power consumption. The simulated results showed that, by using a minimum power supply of 1.2 V, the comparator could generate higher gain 77.45 dB with a phase margin of 60.08°. Moreover, the modified design consumed only 2.84 µW of power with a gain bandwidth of 30.975 MHz. In addition, the chip layout area of the modified comparator is found only 0.0033 mm2.

AB - The comparator is the most significant component of the analog-to-digital converter, voltage regulator, switching circuits, communication blocks etc. Depending on the various design schemes, comparator performance varied upon target applications. At present, low power, high gain, area efficient and high-speed comparator designed methods are necessary for complementary metal oxide semiconductor (CMOS) industry. In this research, a low power and high gain CMOS comparator are presented which utilized two-stage differential input stages with replication of DC current source to achieve higher gain, higher phase margin, higher bandwidth, and lower power consumption. The simulated results showed that, by using a minimum power supply of 1.2 V, the comparator could generate higher gain 77.45 dB with a phase margin of 60.08°. Moreover, the modified design consumed only 2.84 µW of power with a gain bandwidth of 30.975 MHz. In addition, the chip layout area of the modified comparator is found only 0.0033 mm2.

UR - http://www.scopus.com/inward/record.url?scp=85059568519&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85059568519&partnerID=8YFLogxK

U2 - 10.11591/ijeei.v6i4.816

DO - 10.11591/ijeei.v6i4.816

M3 - Article

VL - 6

SP - 471

EP - 476

JO - Indonesian Journal of Electrical Engineering and Informatics

JF - Indonesian Journal of Electrical Engineering and Informatics

SN - 2089-3272

IS - 4

ER -