### Abstract

An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

Original language | English |
---|---|

Title of host publication | IEEE Canadian Conference on Electrical and Computer Engineering, Proceedings, CCECE 2008 |

Pages | 29-32 |

Number of pages | 4 |

DOIs | |

Publication status | Published - 2008 |

Event | IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008 - Niagara Falls, ON, Canada Duration: 04 May 2008 → 07 May 2008 |

### Other

Other | IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008 |
---|---|

Country | Canada |

City | Niagara Falls, ON |

Period | 04/05/08 → 07/05/08 |

### Fingerprint

### All Science Journal Classification (ASJC) codes

- Electrical and Electronic Engineering
- Hardware and Architecture

### Cite this

*IEEE Canadian Conference on Electrical and Computer Engineering, Proceedings, CCECE 2008*(pp. 29-32). [4564489] https://doi.org/10.1109/CCECE.2008.4564489

}

*IEEE Canadian Conference on Electrical and Computer Engineering, Proceedings, CCECE 2008.*, 4564489, pp. 29-32, IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2008, Niagara Falls, ON, Canada, 04/05/08. https://doi.org/10.1109/CCECE.2008.4564489

**An efficient first order sigma delta modulator design.** / Amin, Nowshad; Guan, Goh Chit; Ahmad, Ibrahim.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - An efficient first order sigma delta modulator design

AU - Amin, Nowshad

AU - Guan, Goh Chit

AU - Ahmad, Ibrahim

PY - 2008

Y1 - 2008

N2 - An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

AB - An efficient first order sigma delta modulator has been designed in circuit level, considering the possible non-idealities in 65 nm CMOS technology. This study at first determines the non-idealities of sigma delta modulator. The non-idealities investigated here are clock jitter noise that effects the input signal and increases total error power; then the thermal noise of switches caused by the random fluctuation of carrier that increases the total noise power. Thereafter, circuit leakage causes the limited DC gain and affects signal to noise ratio. Moreover, limited slew rate and gain bandwidth of op-amp, which are both regarded as non-linear gain, reduce signal to noise sum distortion ratio. Based on optimum circuit simulation, the non-idealities are reduced by using folded cascode op-amp at integrator stage with DC gain of 65 dB, slew rate of 3.76 V/μs, and gain bandwidth with 40 MHz. Finally, a first order sigma delta modulator with 8 bit resolution, 64 oversampling ratio as well as power supply of ±2.5 V is successfully designed using PSPICE simulation tool, which can be implemented for practical usage.

UR - http://www.scopus.com/inward/record.url?scp=51849092680&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51849092680&partnerID=8YFLogxK

U2 - 10.1109/CCECE.2008.4564489

DO - 10.1109/CCECE.2008.4564489

M3 - Conference contribution

SN - 9781424416431

SP - 29

EP - 32

BT - IEEE Canadian Conference on Electrical and Computer Engineering, Proceedings, CCECE 2008

ER -