A comparative study of Smart Card design with Memory ciphering system on Arm-Based FPGA

Wira Firdaus Yaakob, Hazleen Aris, Jahariah Sampe

Research output: Contribution to journalArticle

Abstract

Memory ciphering system is amechanism to secure the data in non-volatile memories of the system using standard encryption module and other security protectiom. Memory ciphering system in a smart card consists of three impodant units. Advanced Encryption Standard (AES) cipher, Random Number Generator (RNG) and ScramblerIDescrambler. It is built imide the Memory Management Processing Unit (MMPU) for securlng data transactions with the smart cardmemories Ths study presents the results of a comparative study performed between Xilinx's and Intel's (previously Altera) Advanced RISC Machnes (ARM) based Field Programmable Gate Array (FPGA) in prototyping smart card design with memory ciphering system. The smart card design is implemented in Xilinx's Zynq-7000 XC7020-1-CLG484 and Intel's Cyclone V System-on-a-Chp (SoC) 5 CSEMA 5 F 31 C6N devices. The objective of this study is to identify the optimum FPGA platform for the prototype. The comparative study between the two ARM-based FPGA implementations is explained in terms of logics utilization and time requirements. The memory ciphering system in the smart card is capable to complete in 40 nsec that is a single CPU clock cycle of the smart card. Results obtained showed that the implementation in the Intel Cyclone V SoC has the least utilized logics and the highest maximum frequency whch are 8.313 slices and 195 MHz, respectively. Since, the smart card prototyping in FPGA is the prerequisite for its Application Specific Integrated Circuit (ASIC) implementation, findngs from this study senre as a good reference for enhancing secure smart card performance especially for logic optimization in ASIC.

Original languageEnglish
Pages (from-to)2638-2646
Number of pages9
JournalJournal of Engineering and Applied Sciences
Volume13
Issue number9
DOIs
Publication statusPublished - 01 Jan 2018

Fingerprint

Smart cards
Field programmable gate arrays (FPGA)
Computer systems
Data storage equipment
Reduced instruction set computing
Application specific integrated circuits
Cryptography
Program processors
Clocks
Processing

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

@article{d081867bf4e94f628ffe57ebce2cedb2,
title = "A comparative study of Smart Card design with Memory ciphering system on Arm-Based FPGA",
abstract = "Memory ciphering system is amechanism to secure the data in non-volatile memories of the system using standard encryption module and other security protectiom. Memory ciphering system in a smart card consists of three impodant units. Advanced Encryption Standard (AES) cipher, Random Number Generator (RNG) and ScramblerIDescrambler. It is built imide the Memory Management Processing Unit (MMPU) for securlng data transactions with the smart cardmemories Ths study presents the results of a comparative study performed between Xilinx's and Intel's (previously Altera) Advanced RISC Machnes (ARM) based Field Programmable Gate Array (FPGA) in prototyping smart card design with memory ciphering system. The smart card design is implemented in Xilinx's Zynq-7000 XC7020-1-CLG484 and Intel's Cyclone V System-on-a-Chp (SoC) 5 CSEMA 5 F 31 C6N devices. The objective of this study is to identify the optimum FPGA platform for the prototype. The comparative study between the two ARM-based FPGA implementations is explained in terms of logics utilization and time requirements. The memory ciphering system in the smart card is capable to complete in 40 nsec that is a single CPU clock cycle of the smart card. Results obtained showed that the implementation in the Intel Cyclone V SoC has the least utilized logics and the highest maximum frequency whch are 8.313 slices and 195 MHz, respectively. Since, the smart card prototyping in FPGA is the prerequisite for its Application Specific Integrated Circuit (ASIC) implementation, findngs from this study senre as a good reference for enhancing secure smart card performance especially for logic optimization in ASIC.",
author = "Yaakob, {Wira Firdaus} and Hazleen Aris and Jahariah Sampe",
year = "2018",
month = "1",
day = "1",
doi = "10.3923/jeasci.2018.2638.2646",
language = "English",
volume = "13",
pages = "2638--2646",
journal = "Journal of Engineering and Applied Sciences",
issn = "1816-949X",
publisher = "Medwell Journals",
number = "9",

}

A comparative study of Smart Card design with Memory ciphering system on Arm-Based FPGA. / Yaakob, Wira Firdaus; Aris, Hazleen; Sampe, Jahariah.

In: Journal of Engineering and Applied Sciences, Vol. 13, No. 9, 01.01.2018, p. 2638-2646.

Research output: Contribution to journalArticle

TY - JOUR

T1 - A comparative study of Smart Card design with Memory ciphering system on Arm-Based FPGA

AU - Yaakob, Wira Firdaus

AU - Aris, Hazleen

AU - Sampe, Jahariah

PY - 2018/1/1

Y1 - 2018/1/1

N2 - Memory ciphering system is amechanism to secure the data in non-volatile memories of the system using standard encryption module and other security protectiom. Memory ciphering system in a smart card consists of three impodant units. Advanced Encryption Standard (AES) cipher, Random Number Generator (RNG) and ScramblerIDescrambler. It is built imide the Memory Management Processing Unit (MMPU) for securlng data transactions with the smart cardmemories Ths study presents the results of a comparative study performed between Xilinx's and Intel's (previously Altera) Advanced RISC Machnes (ARM) based Field Programmable Gate Array (FPGA) in prototyping smart card design with memory ciphering system. The smart card design is implemented in Xilinx's Zynq-7000 XC7020-1-CLG484 and Intel's Cyclone V System-on-a-Chp (SoC) 5 CSEMA 5 F 31 C6N devices. The objective of this study is to identify the optimum FPGA platform for the prototype. The comparative study between the two ARM-based FPGA implementations is explained in terms of logics utilization and time requirements. The memory ciphering system in the smart card is capable to complete in 40 nsec that is a single CPU clock cycle of the smart card. Results obtained showed that the implementation in the Intel Cyclone V SoC has the least utilized logics and the highest maximum frequency whch are 8.313 slices and 195 MHz, respectively. Since, the smart card prototyping in FPGA is the prerequisite for its Application Specific Integrated Circuit (ASIC) implementation, findngs from this study senre as a good reference for enhancing secure smart card performance especially for logic optimization in ASIC.

AB - Memory ciphering system is amechanism to secure the data in non-volatile memories of the system using standard encryption module and other security protectiom. Memory ciphering system in a smart card consists of three impodant units. Advanced Encryption Standard (AES) cipher, Random Number Generator (RNG) and ScramblerIDescrambler. It is built imide the Memory Management Processing Unit (MMPU) for securlng data transactions with the smart cardmemories Ths study presents the results of a comparative study performed between Xilinx's and Intel's (previously Altera) Advanced RISC Machnes (ARM) based Field Programmable Gate Array (FPGA) in prototyping smart card design with memory ciphering system. The smart card design is implemented in Xilinx's Zynq-7000 XC7020-1-CLG484 and Intel's Cyclone V System-on-a-Chp (SoC) 5 CSEMA 5 F 31 C6N devices. The objective of this study is to identify the optimum FPGA platform for the prototype. The comparative study between the two ARM-based FPGA implementations is explained in terms of logics utilization and time requirements. The memory ciphering system in the smart card is capable to complete in 40 nsec that is a single CPU clock cycle of the smart card. Results obtained showed that the implementation in the Intel Cyclone V SoC has the least utilized logics and the highest maximum frequency whch are 8.313 slices and 195 MHz, respectively. Since, the smart card prototyping in FPGA is the prerequisite for its Application Specific Integrated Circuit (ASIC) implementation, findngs from this study senre as a good reference for enhancing secure smart card performance especially for logic optimization in ASIC.

UR - http://www.scopus.com/inward/record.url?scp=85049509989&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85049509989&partnerID=8YFLogxK

U2 - 10.3923/jeasci.2018.2638.2646

DO - 10.3923/jeasci.2018.2638.2646

M3 - Article

VL - 13

SP - 2638

EP - 2646

JO - Journal of Engineering and Applied Sciences

JF - Journal of Engineering and Applied Sciences

SN - 1816-949X

IS - 9

ER -